

Method and apparatus for fast contention-free, buffer management in a multi-lane communication system

FIELD OF THE INVENTION

This invention relates to buffer management particularly for multicast but also for unicast queues.

BACKGROUND OF THE INVENTION

5 In today's world networks systems, supporting multicast traffic is an ever-pressing need. Such systems play an important role in supporting any application that involves the distribution of information from one source to many destinations or many sources to many destinations.

Buffer management methods are an essential need in the common crossbar-
10 based switch architecture. Data is stored at the ingress side in a virtual output queue and at the egress side in an output queue.

Dealing with ingress unicast traffic in buffer management systems is well known, since each of the incoming cells is written to a unique virtual output queue, implemented as a linked list. For multicast traffic, on the other hand, each of the
15 incoming cells can be destined to more than one port. Thus, it requires a more complex buffer management solution.

There are several methods that address the problem of multicast traffic management. For instance, one can duplicate the cell in the shared memory, as many times as the multicast group size. Alternatively, a single cell location can be
20 held in the shared memory, and the cell pointer duplicated to a plurality of queues.

A third solution dedicates a specific queue to multicast cells.

The main criteria for choosing a buffer management solution are:

- Simple data structure, with a simple mechanism for implementing enqueue / dequeue processes.
- 5 ▪ Minimal overhead of the algorithm storage per managed queue.
- Minimal access bandwidth required to and from the storage.
- Avoid dependency between enqueue and dequeue processes.
- Allow flexible buffer size for unicast and multicast.

One such approach is disclosed in U.S. Patent No. 5,689,505 (Chiussi)
10 entitled “*Buffering of multicast cells in switching networks*” published November 18, 1997. It discloses an ATM egress buffer management technique for multicast buffering. A copy of the data payload pointer is replicated to the corresponding linked list queues according to a multicast bitmap vector. This reference does not, however, cater for variable packet size. Moreover, it provides a solution for the
15 egress side of the switch only, and not for the ingress side, which usually involves more queues and therefore requires more effective per-queue storage management.

Another such an approach is disclosed in U.S. Patent No. 6,363,075 (Huang
et al.) that issued on March 26, 2002. It discloses a packet buffer management using a bus architecture and whose data structure has several overheads, for
20 example requiring the used multicast pointers to be kept in a link list, and requiring a scanning mechanism for releasing them. No flexibility is given, however, in the division of the shared memory between the different types of traffic.

SUMMARY OF THE INVENTION

It is a principal object of the invention to provide a method and system for
25 managing multicast and/or unicast queues so as to allow independent management of enqueue and dequeue processes.

It is a particular object of the invention to provide a deterministic contention resolution between enqueue and dequeue processes of unicast or multicast queues.

A further object of the invention is to introduce an ingress packet buffering method for all kind of traffic (broadcast, multicast and unicast).

Yet another object of the invention is to provide a method for using a common memory for both multicast and unicast cells so as to enable flexibility in
5 the memory division between the traffic types, at any given moment.

A still further object is to provide a capability to handle data having variable packet sizes, which enables integration with non-fixed cell size systems.

Another object of the invention is to enable concurrent processing of several dequeue processes.

10 These objects are realized in accordance with the invention by a multiple-queue management scheme, which supports unicast, multicast and broadcast traffic while keeping efficient payload and pointer memory use, regarding both memory size and memory access bandwidth. The invention provides a method for managing enqueue and dequeue processes which may occur concurrently, using data
15 structures for free pointer-to-data FIFO, multiplicity table, queue head and queue tail pointer table, linked list tracking table, and a special queue snapshot.

Multiple linked lists are managed concurrently, one for each queue. An enqueue process, in which data is appended to a specific queue, is performed by either opening a new link list if none exists or by adding a payload pointer at the
20 tail of the linked list, which is associated with the specific queue. A dequeue process to a specific queue starts by registering the head and the tail of the linked list which is associated with the specific queue. This registered head and tail form a virtual linked list that is called the "snapshot" linked list. The process continues with stripping one or more payload pointers as required from the snapshot linked
25 list. While a dequeue process takes place in a certain queue, all concurrent enqueue processes to the same queue are executed on the assumption that the queue is empty, thus creating a new linked list of newly arriving payload pointer. After the dequeue process has stripped the required number of payload pointers from this

queue, concatenation is performed between the snapshot linked list and the new linked list.

According to a broad aspect of the invention there is provided a data structure depicting one or more queues storing data to be routed by a unicast scheduler, said data structure comprising:

a Structure Pointer memory comprising multiple addressable records, each record storing a pointer to a location in memory of a packet associated with a respective queue, a Structure Pointer pointing to a record in the Structure Pointer memory associated with a successive packet in the queue, a packet indicator indicating whether the segment is a first segment and/or a last segment in the packet,

a Head & Tail memory comprising multiple addressable records, each record storing for a respective queue a corresponding address in the Structure Pointer memory of the first and last packets in the queue, and

a free structure memory comprising multiple addressable records, each record pointing to a next available memory location in the Structure Pointer memory.

Such a data structure is suitable for use with unicast queues but may be adapted for use also with multicast queues by the further provision of a multiplicity memory comprising multiple addressable records, each record storing a value corresponding to a number of destinations to which a respective packet is to be routed.

According to another aspect of the invention there is provided a method for receiving and dispatching data packet segments associated with one or more unicast queues, the method comprising:

- (a) storing received packets, segment by segment, each associated with said queues in a data structure that is adapted to manage data packets as linked lists of segments, in the following manner:

- i) for each arriving segment, fetching a structure pointer from a free structure reservoir, and fetching a data segment pointer from a free data pointer reservoir;
 - 5 ii) storing the data segment in a memory address pointed to by said data segment pointer;
 - 10 iii) storing the data segment pointer in the structure pointed to by the structure pointer;
 - iv) maintaining a packet indicator in the data structure for indicating if the current segment is a first segment or a last segment or an intermediate segment in the packet;
 - v) appending the data structure to a structure linked list associated with said queue;
- (b) dispatching stored packet train comprising a specified number of segments, segment by segment, from a specified queue using the following steps:
 - 15 i) creating a snapshot of the linked list associated with said specified queue by copying the list head and tail structure pointers to a snapshot head and snapshot tail pointers;
 - 20 ii) fetching a data segment pointer from the structure pointed to by the snapshot head pointer,
 - iii) dispatching a current data segment pointed to by said data segment pointer;
 - iv) updating the snapshot head pointer to point to a successive structure in the linked list;
 - 25 v) repeating (ii) to (iv) until the packet indicator of the current segment indicates that the current segment is the end of packet, and dispatching all segments of a successive packet in the queue would result in dispatching more data segments than said specified number of segments;

vi) concurrent with stages ii) to v), allowing reception of segments of newly arrived packets to continue, according to the following measures:

(1) upon arrival of a first segment, initializing the linked list of the specified queue;

(2) storing and managing segments according to stages (a) i) to v);

vii) upon completion of stage (b) v), concatenating segments as follows:

(1) if no new segments have arrived, copying the snapshot head and tail pointers to the queue linked list head and tail pointers;

(2) if the snapshot linked list were completely emptied, preserving the queue linked list, and holding only the newly arriving segments;

(3) otherwise, concatenating the linked list of the newly arrived segments to the snapshot linked list.

BRIEF DESCRIPTION OF THE DRAWINGS

In order to understand the invention and to see how it may be carried out in practice, a preferred embodiment will now be described, by way of non-limiting example only, with reference to the accompanying drawings, in which:

Fig. 1 is a block diagram showing functionally a data switch utilizing the invention for managing its input and output queues.

Fig. 2 is a block diagram of a Buffer Management Unit for use in the data switch shown in Fig. 1.

Fig. 3 is a schematic representation of a data buffer having shared memory allocation.

Fig. 4 is a schematic representation showing a pair of queues whose data is maintained in a data buffer and managed via a two-level linked list.

Fig. 5 is a representation of a data structure relating to the queues shown in Fig. 2 and which is manipulated by an algorithm according to the invention.

Figs. 6a and 6b show schematically successive stages of the algorithm according to the invention for implementing an enqueue processs having no
5 simultaneous dequeue process to queue #2.

Figs. 7a to 7e show schematically successive stages of a departure dequeue process from queue #1.

Figs. 8 to 10b show schematically an optional mechanism that overcomes the contention between the enqueue and dequeue processes.

10 **Fig. 11** shows schematically the operation of a buffer management unit with multiple grant slots.

DETAILED DESCRIPTION OF THE INVENTION

Fig. 1 shows functionally a data switch depicted generally as 10 that routes data between two nodes of a network 11 and 12. The node 11 represents an input
15 node that routes inbound traffic 13 to an ingress Buffer Management Unit 14, which is connected to an input queues memory 15 that serves to buffer the inbound traffic 13 prior to processing by the Ingress Buffer Management Unit 14. A Crossbar Data Switch 16 is connected to an output of the Ingress Buffer Management Unit 14 and to an input of an Egress Buffer Management Unit 17 that routes
20 outbound traffic 18 to an output node represented by the node 12. An output queues memory 19 connected to the Egress Buffer Management Unit 17 serves to buffer the outbound traffic 18 prior to processing by the Egress Buffer Management Unit 17. A scheduler 20 is coupled to the Ingress Buffer Management Unit 14, to the Egress Buffer Management Unit 17 and to the Crossbar Data Switch 16.

25 **Fig. 2** shows schematically the Buffer Management Units 14 and 17. Inbound traffic 13 is fed to an Enqueue Processor 25 connected via a common data bus to a Grant Processing Unit 26, a Packet Memory Controller 27 and a memory block shown generally as 28. The memory block 28 includes a Head & Tail RAM

30, a Structure Pointer RAM 31, a Multiplicity RAM 32 and a Free Structure Pointer FIFO 33. The Grant Processing Unit 26 includes for each queue a dequeue processor 34 having a Granted Queue Database 35. The Grant Processing Unit 26 routes outbound traffic to the Crossbar Data Switch 16 or the output node 12 as
5 appropriate. The Packet Memory Controller 27 is coupled to a Packet Memory Interface 36 and takes the inbound traffic's payload and puts it in the main data memory (corresponding to the memories 15 or 19 in Fig. 1, depending on the BMU position in the data switch system). The main data memory resides outside the Buffer Management Unit and retrieves the payload from the main buffer memory
10 when time comes to send it outbound.

The Ingress Buffer Management Unit (BMU) 14 places the inbound traffic entering the data switch 10 in the input queues memory 15 until granted by the scheduler 20. Then, it is placed in the output queues memory 19 by the Egress BMU 17. Each of the BMUs manages buffer memory by performing two atomic
15 operations, namely 'enqueue' and 'dequeue'.

Further describing the BMU operation, when an ingress unicast or a multicast packet arrives, it is divided to fixed segments of payload. If a reminder is left it is padded to a segment size. This segmentation enables a wide support for any packet size. Each segment is located at a specific address in the shard memory,
20 which is determined according to a free data pointer FIFO. The free data pointer list contains all the available addresses that are not used currently. The address in which the segment of that is located is called data pointer (DPTR).

The Buffer Management Unit (BMU) receives descriptors. Each descriptor holds the above DPTR together with additional information about the original
25 packet. The additional information indicates the type of traffic (multicast, unicast or broadcast), the segment position in the original data packet (start, end or middle of the packet), the destination of this packet, and the quality of service (QoS) of this packet. All of the above information is considered by the Enqueue procedure and the Dequeue procedure. The destination and the QoS map the targeted queue. The

queue elements are called structures. Each queue is a link list of structures. The first structure of the list is the queue head and the last queue of the list is the queue tail. The Enqueue commences from the tail and the Dequeue commences from the head. Each structure holds the DPTR. Each structure holds a structure pointer (SPTR) to the next structure in the queue. Each structure holds a packet indicator, which signal the location of the segment pointed by the structure in the original packet (start, end or middle of the original packet).

The Enqueue of a unicast descriptor requires one structure. The Enqueues of multicast or broadcast descriptors require as many structures as the multiplicity group. Each multicast descriptor has multicast address, which is used to determine which destination ports should be targeted. For example, the multicast address can be used as an address into a look up table, where each line in the look up table is a bit mask. The bit mask width is the number of destinations in the system. Each bit in the bit mask is associated with a unique destination in the system. According to the bit mask, the enqueue procedure adds structures to the relevant queues. Each structure added has the same DPTR.

The Dequeue and Enqueue mechanisms both access and modify the same descriptor and structure database. Hence, the mechanisms may work simultaneously as long as they work on different queues or, in the case where they work on the same queue, as long as the queue they both work on holds more than one structure. The above reveals a possible problem of contention between the enqueue and dequeue processes. There are three different situations of simultaneous access to the data storage, both from the enqueue and the dequeue processes:

- (i) When only a single structure exists in the queue, simultaneous access to head tail RAM (Random Access Memory) might occur:
 - The enqueue process reads the queue tail, while the dequeue process writes the value NULL to the queue tail.

(ii) When only a single structure exists in the queue, the queue head address is equal to the queue tail address. Thus simultaneous access to the structure RAM might occur:

- The dequeue process tries to read queue head entry, while the enqueue process updates the next structure pointer field.

(iii) When the queue is empty, simultaneous access to the head tail RAM might occur:

- The dequeue process reads the queue head, while the enqueue process writes the queue head simultaneously.

In all three examples the system must ensure that both actions will not happen simultaneously. A solution using prioritization is acceptable but may decrease the performance of the buffer management unit significantly, since the probability of contention between enqueueing and dequeueing processes increases as traffic throughput increases.

In order to maximize efficiency, the method according to the invention avoids dependency between the enqueue and the dequeue processes. Thus, performance is not dependent on the traffic arrival process, the scheduler service algorithm, or on any interdependence between them.

Fig. 3 shows schematically the memory partition. Each of the incoming segments is placed at the first available place in the memory. For example, assume a packet composed of two segments arrives. It can be seen that segment 0 of the packet will be written to data pointer 2, and segment 1 of the packet will be written to data pointer 103.

It should be stressed that both unicast and multicast packets can be located at any free space in the buffer. Moreover the invention enables control of the amount of memory allocated to each of the traffics flows. Memory limits are determined using two counters for multicast and unicast packet arrivals. These counters are compared to a configurable threshold value. This value defines the maximal space for each of the traffics flow in the memory.

Fig. 4 shows a schematic list of two queues #1 and queue #2. Each structure in the queue has two pointer fields. One points to the next structure in the linked list of the queue and the other points to the segment of data in the shared memory. The End-of-Packet (Eop) bit signals the end of the original packet. The Start-of-Packet (Sop) bit signals the beginning of the original packet. If both are enabled then this structure is both the beginning and the end of the packet. If both are disabled, then the structure is somewhere in the middle of the packet.

Fig. 5 shows the data structures needed to implement the linked list queues shown schematically in Fig. 4 and depicted functionally in Fig. 2 by the memory block 28. The head & tail RAM 30 holds the head and tail structures pointer of each queue. The structure RAM 31 holds a linked list of structures for each queue. The multiplicity RAM 32 has the same address span as the shared memory. Each address holds the number of structures that point to this location in the shared memory. Finally, the free structure FIFO 33 holds pointers to all structure pointers that are not currently in use.

It is clear from Fig. 5 that the head structure of queue #1 is structure #5, and its tail is structure #52, as can be seen at address 1 of the head & tail RAM.

The link list of queue #1 is composed of structures #5, 10 and 52, as can be seen from the structure pointer RAM. Structures #10 and #52 constitute a single packet composed of two segments, according to the Sop/Eop signals.

Address 0 of the multiplicity RAM contains the value 2, which is the number of structures pointing to data pointer #0. It is seen from the structure pointer RAM that the data pointers of both structures #5 of queue #1 and #15 of queue #2 point to this data location.

The first free structure to be used is structure #4, since this is the first structure at the head of the free structure FIFO.

Referring to Fig. 6a, there is shown an example where there arrives at queue #2 a segment of a packet that was previously stored in the shared memory at address #3 as pointed to by the data pointer in the structure pointer RAM.

In the first stage of the enqueue process memory locations of the data structure RAM are accessed. Address #2 of the head & tail RAM is read in order to learn queue #2's old tail structure pointer, and in parallel a new tail structure is written to the structure RAM at the next available structure #4 indicated by the free structure pointer FIFO. The free structure pointer FIFO is read to advance to the next available structure pointer. The multiplicity RAM is updated at address #3, corresponding to the address of the data pointer that points to the location in the shared memory to which the new data has arrived.

Head & Tail RAM updates:

There is no change to the head & tail RAM but only a read transaction from address #2.

Multiplicity RAM updates:

The multiplicity RAM value at address #3 is changed to 1 since the enqueue is unicast and there is therefore only one structure pointing to it.

Structure RAM updates:

The new structure is stored at address #4 since, as noted above, this is the next available structure indicated by the free structure pointer FIFO. Its structure pointer field is set to point to Null because this structure is the new tail of queue #2.

Free Structure Pointer FIFO updates:

Since the data structure pointed to by the head pointer (4) of the free structure FIFO is now in use, this pointer is popped from the FIFO so that the next free structure (345) is now be pointed to by the next available free structure pointer.

Referring now to Fig. 6b, it is seen that at the second step of the enqueue process, the next SPTR of the old tail at address #15 is changed to point to the new tail structure at address #4. This action connects the new structure to the list. The tail field of the head & tail RAM is likewise updated.

Head & Tail RAM updates:

The tail field at address #2 of the head & tail RAM is updated to the value 4 (the address of the new tail structure).

Multiplicity RAM updates:

5 No change.

Structure RAM updates:

The structure pointer field of the old tail structure (structure #15) is updated to point to the new tail (structure #4).

Free Structure Pointer FIFO updates:

10 Structure #4 is removed from the free list and the next available structure is #0.

Figs. 7a to 7e demonstrate a dequeue process from queue #1.

The Grant Processing Unit 26 within the BMU receives requests for departing data, the data departing from a given queue of the data structure as described above with reference to Figs. 2, 5, 6a and 6b of the drawings. The Grant
15 Processing Unit 26 processes the requests in order to determine which to grant based on predetermined criteria. The Grant Processing unit includes a plurality Grant Processors, each adapted to handle a single grant at a time by a corresponding dequeue process, thus allowing the Grant Processing to process an equal
20 plurality of grants to the number of Grant Processors concurrently.

Thus, the dequeue process is always preceded with the scheduler sending a “grant” message to the Buffer Management Unit (see Fig 1). The grant message informs the buffer management unit as to which queue needs to release data, and also includes the number of data structures (which relate to the amount of data) to
25 be released. The operation of the scheduler is not itself a feature of the present invention.

Therefore, in each dequeue process a burst of structures is released. For each structure released a data segment is transmitted. The following example is of a grant of one structure.

When the Buffer Management Unit receives the grants, it prepares the queue
5 data for transmission. This system enables the bandwidth to be reduced for access to the head & tail RAM allowing use of single port instead of a dual port.

The dequeue process performs only two accesses to the head & tail RAM, one at the beginning of the grant, and the other at the end of it, all the rest of the bandwidth being freed for the enqueue process.

10 Fig. 7a depicts the first operation of the dequeue process where the head & tail RAM is read at the address of the queue granted (queue #1). This is done in order to learn the queue head structure pointer, showing that structure #5 is the head, and structure #52 is the tail.

Fig. 7b depicts the next operation, during which the head structure of the
15 queue (structure #5) is read from the structure RAM. This is done in order to learn the DPTR field of the structure (DPTR #0) and the next SPTR at the queue (structure # 10).

Fig. 7c depicts the next operation, during which the structure is released; the appropriate location of the multiplicity RAM is read corresponding to the DPTR
20 field (DPTR #0) of the structure that has been released. The multiplicity value of DPTR #0 is equal to 2, because another structure in the system (structure #15 of queue #2) has a DPTR equal #0 (this is a consequence of multicast). After releasing the structure (structure #5), its pointer value is added to the free structure pointer FIFO.

25 Fig. 7d depicts a state machine of the dequeue process. Upon reception of a grant, the state of the BMU is changed from “Idle” to “New Grant”. Concurrently, the BMU fetches the granted queue’s Head and Tail as described above with reference to Fig. 5a of the drawings. Passing from “New Grant” state to “S” state is done unconditionally, with the first structure that is read. In “S” state, the

structure fields are valid and can be sampled. When passing from “S” state to “D” state the structure is released and the read transaction from the multiplicity RAM is initiated, according to the structure DPTR field. In state “D” it is decided whether to release the DPTR of structure as well (multiplicity = 1), or whether to decrement
5 the multiplicity by one and not to release the DPTR of the structure (multiplicity > 1). In state “D” there are two options: either to pass to state “S”, or to pass to the state “Idle”. The first option is done in the steady state of the grant process, a read of a new structure is initiated; the multiplicity RAM is updated with multiplicity – 1. The second option is done at the end of a grant process when the last structure of
10 the grant has already been read and all that remains is to decide whether to release the DPTR and to update the multiplicity RAM.

Fig. 7e shows a final operation where the head & tail RAM is updated with the new head and tail of the queue after entering state “New Grant” at the end of a grant. Since the value of the multiplicity RAM at address #0 exceeds 1, it is
15 decremented. The original value was 2, meaning that two structures point to this location in the shared memory (owing to multicast). After one is released, only one structure points to this location in the shared memory. The head of queue # 1 is updated to structure #10, being the next SPTR field of the last released structure.

Figs. 8 to 10b show a mechanism that overcomes the contention between the
20 enqueue and dequeue processes explained previously.

In Fig. 8 the dequeue process is outlined by example. In this example, queue #100 is granted.

The dequeue process maintains a “Granted Queue Database”, which includes the following fields:

25 *Granted_Queue*, which holds the index of the granted queue (100 in the example).

Snapshot linked list’s pointers, *Snapshot_Head* and *Snapshot_Tail* are initialized to hold a snapshot of the granted queue.

In_process flag is set to '1' at the beginning of a grant and reset to '0' at the end of it and indicates that the granted queue is now accessed by a dequeue process. In the example shown in Fig. 8, it equals 1 indicating that queue #100 is in a dequeue process.

5 *Touched* flag indicates that one or more structures have been added to the queue. To this end, it is reset at the beginning of a dequeue process, and the first enqueue to the granted queue, while the queue's *In_process* flag is set, will set the queue's *Touched* flag.

As shown in Fig. 9a, the head and tail of queue #100 still reflect the
10 snapshot given to the dequeue process (#0 head and #3 tail). The queue's *In_process* flag = 1. Two new structures #21 and #208 are about to enter queue #100.

Fig. 9b shows that the first structure (#21) has entered the queue #100. The structure matches the *Granted_Queue* and the *In_process* flag = 1 and the *Touched*
15 flag = 0. From the beginning of the dequeue process the queue is considered as an empty dummy, therefore the incoming structure is the only structure in the new queue, and its index is written to the head and tail of the queue in the head & tail RAM. The *Touched* flag is set, and next SPTR field of the old tail (structure # 3) is diverted to the new structure (structure #21) to reflect the fact that they belong to
20 the same queue.

Fig. 9c shows the subsequent stage where the second structure (#208) has entered the queue #100. Since the *Touched* flag is already set, it is considered as a regular enqueue process and behaves as described above with reference to Figs. 4a and 4b. Thus, the tail of queue #100 is updated with the new structure (#208).

25 Figs. 10a and 10b depict a concatenation process between the snapshot and the original queues, which is needed when the dequeue process ends.

The Grant Processor updates the queue head and tail according to the following rules:

First two temporary values are defined, temp_Head and temp_Tail, and set as follows;

1. First, the temporary values temp_Head and temp_Tail are initialized to the values of the granted queue head and tail values taken from the head & tail RAM, respectively;
2. If the queue was cleared, both temp_Head and temp_Tail are set to NULL.
3. If the queue was not cleared, the temp_Tail preserves its value, and the temp_Head is set to point to the last structure, which was not released.

Then, concatenation proceeds as follows:

4. If the queue was not touched by the enqueue process, both head and tail values of the head & tail RAM are set to the values of temp_Head and temp_Tail, respectively.
5. If the queue was touched by the enqueue process, and the Grant Processor did not release its tail (i.e. the snapshot queue has not yet been cleared), only the queue head will be updated to the value of temp_Head, while the queue tail preserves its value.
6. If the queue was touched by the enqueue process, and the Grant Processor released its tail (i.e. snapshot queue was cleared), both head and tail preserve their values.

The Grant Processor releases structures within the queue snapshot boundary. Fig. 10a depicts the situation where the queue is cleared. In this case the dequeue process tries to write NULL to both the head and tail of queue #100 because it cleared the queue according to its snapshot. The concatenation process does not implement the dequeue process request since the queue was touched. This prevents the dequeue process from clearing the queue at the same time as the enqueue process adds new structures thereto.

Fig. 10b depicts the situation where the queue did not clear. In this case the dequeue process wishes to update the queue head to be structure #3 and this time it

succeeds. Fig. 9c indicates that structures #0, #57 and #3 want to depart. However, it is seen in Fig. 10b that the new head and the new tail are both #3. This indicates that only structures #0 and #57 actually succeeded in departing and structure #3 is left on its own. When the newly arriving structures #21 and #208 are now added,
5 they must therefore be concatenated to the remaining tail of structure #3.

Fig. 11 shows schematically operation of a multiple-context BMU. In the multiple-context case, the BMU may process G grants concurrently ($G > 1$). The BMU holds G distinct snapshot databases, indexed from 0 to $G-1$. Each grant is marked with a grant index 'g' (where $0 \leq g \leq G-1$). The scheduling algorithm must
10 never send two concurrent grants to same queue. When a grant indexed 'g' enters the BMU, the BMU uses the snapshot database number 'g'.

In the method claims that follow, alphabetic characters and Roman numerals used to designate claim steps are provided for convenience only and do not imply any particular order of performing the steps.

15 It will also be understood that the system according to the invention may be a suitably programmed computer. Likewise, the invention contemplates a computer program being readable by a computer for executing the method of the invention. The invention further contemplates a machine-readable memory tangibly embodying a program of instructions executable by the machine for executing the
20 method of the invention.